Abstract-The rapid pace of change in 3D game technology makes workload characterization necessary for every game generation. Comparing to CPU characterization, far less quantitative information about games is available. This paper focuses on analyzing a set of modern 3D games at the API call level and at the microarchitectural level using the Attila simulator. In addition to common geometry metrics and, in order to understand tradeoffs in modern GPUs, the microarchitectural level metrics allow us to analyze performance key characteristics such as the balance between texture and ALU instructions in fragment programs, dynamic anisotropic ratios, vertex, z-stencil, color and texture cache performance.
I.INTRODUCTION
GPU design and 3D game technology evolve side by side in leaps and bounds. Game developers deploy computationally demanding 3D effects that use complex shader programs with multiple texture accesses that are highly tuned to extract the maximum performance on the existing and soon-to-bereleased GPUs. On the other hand, GPU designers carefully tailor and evolve their designs to cater for the needs of the next generation games expected to be available when the GPU launches. To this end, they put on the market high-end and middle-end graphics cards with substantial vertex/pixel processing enhancements w.r.t. previous generations, expecting to achieve high frame rates in newly released games.
As with any other microprocessor design, carefully understanding, characterizing and modeling the workloads at which a given GPU is aimed, is key to predict and meet its performance targets. There is extensive literature characterizing multiple CPU workloads [24] [25] [26] . Compared to the CPU world, though, there is a lack of published data on 3D workloads in general, and interactive games in particular. The reasons are manifold: GPUs still have a wide variety of fixed functions that are difficult to characterize and model (texture sampling, for example), GPUs are evolving very fast, with continuous changes in their programming model (from fixed geometry and fixed texture combiners to full-fledged vertex and fragment programs), the games are also rapidly evolving to exploit these new programming models, and new functions are constantly added to the rendering pipeline as higher silicon densities makes the on-die integration of these functions cost-effective (geometry shaders and tessellation, for example). All these reasons combine to produce an accelerated rate of change in the workloads and even relatively recent studies rapidly obsolete.
For example, [1] [2] characterize the span processing workload in the rasterization stage. However, today all GPUs use the linear edge function rasterization algorithm [6] , making span processing no longer relevant. As another example, [1] studies the geometry BW requirements per frame, which has nowadays substantially decreased thanks to the use of indexed modes and storing vertexes in local GPU memory.
The goal of this work is to analyze and characterize a set of recent OpenGL (OGL) and Direct3D (D3D) interactive games at the API level as well as at the microarchitectural level. In general, 3D games can be analyzed at different levels: at application CPU instruction level, disc I/O requests level, or PCI-AGP bus transactions level as [3] does. In this paper, the approach taken is to characterize the graphics API level (OGL or D3D) and complement the information with microarchitectural measurements taken from the back-end of the rendering pipeline using the ATTILA simulator [9] configured to closely match an ATI R520 [27] . At the API level we analyze common metrics such as indexes, primitives, batches per frame and the average size of these batches. We also take a look at the number of state changes per frame as an indirect measure of API overhead/complexity.
To understand the trade-offs in modern shader processors, we take a look at the number of instructions in shader programs and in particular at the ratio of texture accesses versus computation instructions in the fragment shader program. We complete texture request filtering information using microarchitecture level metrics to know the actual average bilinear samples per texture request. With all this information we characterize the texture requests overhead in the shader program execution. To determine texture caches performance, we also explore the BW required from GDDR memory modules to access texture data.
The remainder of the paper is organized as follows. Section II describes the game workload selection and the framework used to collect statistics. Section III presents the data for each major "stage" of the rendering pipeline: geometry, rasterization, fragment, and raster operations. Section IV discusses related work and Section V summarizes the major findings of this paper.
II.STATISTICS ENVIRONMENT

A.Workload selection
We used three main criteria to select our benchmarks: 1) Benchmarks should cover the two major Graphics APIs in the marketplace, Direct3D and OpenGL, 2) Benchmarks should cover the most successful "middle ware" game engines, including those from Epic, Valve and IDSoftware and, 3) Benchmarks should predominantly use the newer vertex and fragment programs rather than the old fixed function API (with the exception of UT2004, kept for correlation purposes). The resulting selection is shown in TABLE I.
For each game we traced either a "timedemo" available from a benchmarking web page [13] , or we recorded our own game sequence. Timedemos are recorded sequences of game playing that can be reproduced on different machines at different speeds without skipping any frame, giving a different completion time and thus computing an average frame rate for the graphics board performance, as explained in [16] . Timedemos are widely used to make performance comparisons across different 3D graphics boards and system configurations. The selected timedemos cover a variety of scenarios, ranging from inner room sequences, such as in Quake4 and Doom3, to open countryside scenarios with lots of geometry, as in the Oblivion timedemo.
For all sequences we used the same 1024x768 resolution and configured each game to its highest quality setting. The fixed resolution was chosen to ease comparisons across benchmarks. Although higher resolutions are common in benchmarking tests, we have used the most common resolution in current 17'' TFT displays.
It should be noted that averages and statistics presented throughout the paper are computed using the full number of frames indicated in TABLE I. However, and for the sake of clarity, some plots have been drawn using only the first 2000 frames of each timedemo.
B.Tracing setup
To collect API-level statistics we use a home-grown OGL tracer (GLInterceptor, part of the ATTILA framework [9] ) and the PIX tool from the D3D SDK [23] . We have developed a "player" that can reproduce the traces captured by PIX and collect the same set of statistics that GLinterceptor collects. The benchmarks described in the previous section were run on an ATI Radeon 9800 and the corresponding traces collected and statistics gathered. For the OGL benchmarks, the traces were then used to drive the ATTILA simulator to collect lowlevel micro-architecture characteristics of the games that can not be derived from the API level statistics. Unfortunately, ATTILA is limited to running OGL programs only. Hence, for the microarchitectural measurements, only the OGL benchmarks have been used. The simulation parameters in ATTILA have been configured to match a reference high-end GPU architecture, the ATI R520, as shown in TABLE II .
The above configuration parameters do not affect any results shown in this work because either they are based on static API level measurements not dependent on the GPU model or results are exclusively dependent on the polygon rejection, rasterization or HZ algorithms implemented rather than on the GPU model parameters. But, as we will see in Section III.E, the concrete caches configuration directly affects the memory BW consumed by the selected workloads.
. III.GAME ANALYSIS
A.CPU load analysis
Starting at the graphics API level, the number of batches per frame (the different vertex input streams which are processed down through the rendering pipeline forming the entire frame) is a good first order approximation of the rendered scene complexity. Figure 1 shows the number of batches per frame for the first 2000 frames of our benchmark set (for clarity only a timedemo per benchmark has been used). The data show that the interactive nature of games, in contrast to data presented in [2] , makes the number of batches per frame highly variable over time.
Each batch processed involves a certain amount of computation on the CPU side. Modern games use "indexed mode" for sending batch geometry to the GPU. In indexed mode, the vertex geometry data is sent at startup time to the GPU and stored in its local memory. Then, every time the geometry needs to be rendered the CPU sends a list of indices into the vertex data. TABLE III presents the average number of indexes per batch as well as the average number of indices in a frame for each benchmark. Note that the size of each index is constant across the entire execution and is dependent on the middleware used in the game. Figure 2 shows, for a subset of our benchmarks, the megabytes/frame transferred from the CPU to the GPU to carry the index data.
The data in TABLE III and Figure 2 show that the total BW requirements between CPU and GPU are relatively low: even assuming a rendering speed of 100 frames-per-second, index traffic amounts to much less than a gigabyte per second. This is important to later understand the choice of primitive used by most games (see section III.B).
A second measure of "CPU Overhead" incurred in a game is the number of API calls made per frame. Fig. 3 . shows, in logarithmic scale, the average number of state calls per frame for the same subset of benchmarks. As expected, the first frames in a game contain a much larger number of API calls required to "set up" geometry and texture data. Eventually, though, the number of calls becomes relatively flat. It is interesting to note the peaks in FEAR and Oblivion. These peaks correspond to inter-scene transitions where new data (both geometry and texture) are loaded.
B.Geometry Pipeline
This section focuses on the behaviour of our workload when going through the geometry stages of the rendering pipeline. The geometry stage projects primitives specified in world coordinates onto 2D viewport coordinates. To this end, modern GPUs use a vertex program to transform vertex coordinates and then form primitives (typically triangles) using the transformed vertices. We start measuring the amount of computation required to transform vertices. TABLE IV presents separately for OGL and D3D benchmarks the average number of vertex program instructions executed for each vertex. In general, results have shown little variability in average vertex shader lengths across frames. Only the Oblivion timedemo experiences a significant increase in average vertex program length in the second half of the execution and, hence, we present an average for each of its two distinctive regions.
After transforming the vertices, the Primitive Assembly stage groups transformed vertices into primitives according to the primitive type. TABLE V characterizes the most common primitives used in our benchmarks. While both OGL and D3D provide a rich variety of primitives, including points, lines, polygons, quads and quad strips, our benchmarks only use triangle lists (TL), triangle strips (TS) and triangle fans (TF). Surprisingly, triangle strips and triangle fans have a very low usage across all benchmarks, except Oblivion and, to a lesser extent, Splinter Cell. Strips and fans are specifically designed to improve geometry throughput by "sharing" vertices across adjacent primitives, as shown in Figure 4 , so this result was unexpected.
The explanation resides in the existence of post-transform vertex caches in current GPUs. When using indexed mode, this vertex cache allows reusing already transformed vertices, provided that two references to a vertex are close in time. Thus, if repeated vertices in a triangle list are run through a vertex cache close enough, the triangle list will behave, from a vertex shading point of view, like a triangle strip (where vertices are shared by construction). Figure 5 illustrates this point showing the vertex cache hit rate in the ATTILA simulator for the three OGL benchmarks. As the data show, the performance of the vertex cache is close to the theoretical 66% hit rate for the adjacent triangles case. The observed lower ratios are because of the existence of more separated triangles in the scene and the higher ratios are explained because certain face orderings improve even more vertex cache locality, as the face ordering resulting from algorithms explained in [15] . Figure 4 Triangle primitives Given the presence of vertex caches in all current GPUs, the only advantage of using triangle strips over triangle lists would be the reduction in number of indexes sent from CPU to GPU. However, as seen before, the index BW requirements of our benchmarks does not even come close to 1GB/s, which is still far away from the today available system bus BWs, as shown in TABLE VI. Consequently, it is not surprising to see most game developers choose triangle lists for their games, due to lists being easier to create, manage and import from other modeling tools. Only in the Oblivion sequence there is a substantial amount of open terrain that is better and easier modeled using triangle strips.
After primitive assembly, the clipper stage tests the assembled triangles against the view frustum volume and front face or back face triangle culling is performed, to avoid rasterization of non-visible triangle faces. Figure 6 shows, for the OGL simulated timedemos, from top to bottom, the number of indices per frame ("indices"), then number of assembled triangles per frame ("assembled", exactly 1/3 of the indices, given that these three benchmarks only use triangle lists) and how many of these triangles actually pass through the clipping and culling stages to be further traversed by the rasterization stage ("traversed").
To complement these data, TABLE VII further breaks down the primitives assembled indicating the percentage discarded due to clipping, the percentage discarded due to culling and the remainder percentage of traversed.
C.Rasterization, HZ, Z and Stencil, Alpha Test, Color Mask
The rendering algorithm in modern GPUs is based on the process of converting triangles projected onto a 2D viewport into small surface patches (that could be approximated as a rectangle) named fragments. A fragment corresponds to either a part or the whole area of a pixel in the destination framebuffer. This process is called rasterization and happens after the geometry stage previously discussed. The fragments Fra me s Thousands ind ices assemb led t raversed generated from the input triangles pass through a number of tests (scissor, depth test, stencil test and alpha test) and are further processed in a second shading stage (fragment shading) before updating the color buffer in the framebuffer to produce the final rendered image. Multiple rasterization algorithms exist: Scan conversion based or edge equation based, single fragment or tile based, etc. Modern GPUs implement a tiled and edge equation based algorithm as described in [6] . In particular, the ATTILA simulator implements a recursive rasterization algorithm based on [17] that works at two different tile levels: an upper level with a 16x16 footprint and at a lower level generating each cycle 8x8 fragment tiles. These tiles are then processed in the next stages and partitioned into 2x2 fragment tiles, called quads. Quads are the working unit of the subsequent GPU pipeline stages.
The generated quads pass through a number of test stages that mark fragments as culled and may remove the whole quad if all its fragments are marked as culled: a) scissor test, culls the fragments against a rectangular framebuffer region; b) z test compares the fragment depth against the depth value stored in the framebuffer depth (or z) buffer; c) stencil test culls fragments based on a per pixel mask stored in the framebuffer stencil buffer; d) alpha test culls transparent fragments. The alpha test always happens after fragment shading while the scissor test always happens before shading. The z and stencil test are performed in parallel in the same stage and may happen before shading (early z and stencil test) or after shading (in case either alpha testing is enabled or the fragment program uses the kill instruction or modifies the depth value).
Modern GPUs implement a Hierarchical Z buffer [18] stored in on-die memory to reduce the amount of memory BW consumed by z testing. When Hierarchical Z (HZ) is enabled (it may be disabled for some z and stencil modes) the z test is performed in two different phases: In the HZ stage accessing only on-die memory and in the z and stencil test stage accessing GPU memory.
The first statistics that have been gathered from this stage using the ATTILA GPU simulator is the number of fragments per triangle that are generated by the rasterization algorithm and processed in the next stages. TABLE VIII shows the average triangle size in fragments in each of the discussed processing stages of the fragment pipeline: rasterization, z and stencil test, shading and color buffer update and blending. Fig.  7 . shows the average triangle size per frame for the three simulated benchmarks. TABLE IX shows the percentage of quads that are removed in the HZ, z and stencil and alpha test (implemented using a fragment program with the shader kill instruction in ATTILA) and the percentage of quads with the color write mask set to false and those that finally update the color buffer. Blending is always active in the color stage for the three simulated benchmarks. Doom3 and Quake4 use a stencil based technique to create dynamic shadow effects that generates a large amount of fragments with the only purpose of updating the stencil buffer, but not the color buffer, so for the two benchmarks a large percentage of quads reach the color update stage but are immediately removed because of the color write mask set to false.
The simulated data demonstrate that the HZ stage is removing a large percentage (90% in UT2004, 60% in Doom3 and 50% in Quake4) of the fragments that could be removed because of z test fail. Since the HZ buffer is on-die the corresponding GDDR BW saved is quite significant. However further improvements could be achieved with a better HZ implementation (for example combining stencil into the HZ buffer or a HZ storing maximum and minimum values) or using deferred rendering techniques [19] .
The fragment pipeline works on quads. Quads improve memory locality, help in reducing control logic and are a requirement to be able to compute the level of detail (lod) in the texture unit stage. Unfortunately, some quads may have one or more fragments marked as culled either because the quad corresponds with a triangle border or because they were removed in one of the fragment test stages. The algorithm used to generate the final rendered images may require generating and processing multiple fragments for the same framebuffer pixel. The number of fragments that are processed for a given pixel in the final rendered frame is usually called overdraw. TABLE XI shows the average overdraw in terms of the number of framebuffer pixels at the benchmarked resolution compared with the total number of fragments generated or processed at each of the discussed stages of the GPU pipeline. The table shows the numbers for rasterized fragments, fragments processed in the z and stencil stage (including the case that the tests are disabled and the fragment bypasses the stage), fragments shaded and fragments that are finally blended into the color buffer.
The overdraw at the rasterization and z and stencil stages for the Doom3 and Quake4 benchmarks is significative higher and the reason is, as already commented, the large number of fragments generated to implement the stencil shadows algorithm that both games use. Usually there are two components in the overdraw: overdraw due to hidden surface removal and overdraw due to multipass render algorithms. The first component is an inefficiency of the z buffer algorithm that can not prevent useless updates to the framebuffer when the rendered triangles are not processed in depth order. The second component is because of limitations in the GPU pipeline that force the rendering algorithm to send multiple times the same geometry to generate a visual effect (for example shadows from different light sources when using stencil shadows). For Doom3 and Quake4, though, the first component is non existant in the shading and blending stages as both games use a first pass to set the depth buffer, and all the shading passes are performed with z test comparison set to equal (kind of a software based deferred rendering).
D.Fragment Shading and Texturing
The main fragment stage in current programmable GPUs is actually the fragment shading stage. TABLE XII shows the average size in instructions (total), texture instructions and ratio between arithmetic and texture instructions used in fragment programs. This statistic has been generated at the API level (OGL or D3D) for all benchmarks described in the previous sections. Figure 8 shows the average fragment program size and texture instructions on a per frame basis for the Quake4 and FEAR benchmarks.
TABLE XII shows that the ratio between arithmetic instructions and texture instructions is at least 2 or greater for all but one benchmark and this ratio is actually increasing in more recent games (Oblivion, FEAR and Quake4). This ratio is important because some GPU architectures already implement a disbalancing between shader ALUs and texture throughput. The ATI's Xenos (Xbox360) [20] , RV530 [21] and R580 [22] GPUs have three times the arithmetic processing power compared to the texture throughput. To make an efficient use of the additional shading computing power the ratio between texture processing and shader ALU processing must be greater than 1 and for optimal performance larger than 3. These API statistics are not enough though to determine the real ratio between shader ALU processing and texture processing. There is a dynamic component in texture processing related with the implementation of the bilinear, trilinear and anisotropy filtering algorithms. The texture processing throughput of modern GPUs is fixed to 1 bilinear sample per cycle and fragment pipeline and better than bilinear filter algorithms take additional throughput cycles to complete (1 more for trilinear, up to 32 more with a 16 sample anisotropy filtering algorithm, see [28] ). TABLE XIII shows firstly the average number of bilinear samples required per texture request for the three simulated benchmarks. Then, when combining these data with the corresponding TABLE XII ratios, the ratio between shader ALU processing and texture processing (bilinear requests) is below 1 and therefore the disbalanced architectures would not be able to efficiently use their increased shader processing power.
E.Memory
Memory subsystem is a key component of a modern GPU as the rendering algorithm requires multiple accesses in each of the different stages. The main stages that perform memory accesses are the vertex load pipeline that retrieves indices and vertex data from buffers in GPU or system memory, the z and stencil test that access the z and stencil buffer in GPU memory, the texture unit that samples texture data from GPU memory and the color stage that updates and blends the final fragment color with the color buffer. Other consumers are the DAC that outputs the rendered frame to a display device and the Command Processor that parses rendering commands and handles the transfers of data from system to GPU memory.
Due to the cost of high BW, GPU vendors usually put caches at different stages of the pipeline (some of them using compression techniques) to reduce the BW requirements. TABLE XIV shows the configuration and hit rates for the z and stencil, texture and color caches used in the ATTILA architecture. The z and stencil cache implements a fast clear and z compression algorithm to save BW. The texture cache implements two levels: level 0 stores uncompressed data and level 1 stores compressed data. The color cache implements fast clear and a very simple compression algorithm that only works for blocks pixels with the same color.
Given the presence of caches and compression, TABLE XV shows the average memory BW consumed per frame for the three benchmarks and the percentage of the consumed BW used for read and write transferences. The amount of data read per frame is approximately double of the written data because all stages read from memory but the vertex load, texturing (which is at least a quarter of all the consumed BW) and DAC stages never write to memory. Vertexes require quite more data than fragments because they are the first stage of the rendering algorithm and all the geometry based varying data is obtained from the vertex attributes. However as the number of processed vertices is a very small fraction of the processed fragments the impact in the total BW requirements per frame is quite reduced. The z fast clear and compression algorithm is reducing by a half the BW requirements of the z and stencil stage. The combination of using compressed textures (DXT1, DXT3 and DXT5) for most of the texture data in the three benchmarks with the texture cache reduces almost to a tenth the required BW for texture data. The fast color and color compression algorithm fails to work in UT2004 and only significantly reduces the BW consumed in Doom3 and Quake4 because large portions of the final frame remain in shadow.
IV.RELATED WORK Mitra and Chiueh [1] is the main work about 3D Workload Characterization. It reports important rendering dynamics across image frames, characterizing geometry BW requirements, memory subsystem performance from the point of view of the pixel processing order, and scan conversion involved in the rasterization stage. Their geometry BW analysis is different than the one presented here because, at the time the paper was published, 3D accelerators implemented only the rasterization and subsequent stages of the rendering pipeline. Consequently, the system bus BW requirements were much higher (about 250MBytes/s) to transfer all the projected triangles data (mainly vertex transformed attributes) from CPU to the graphics board, and thus, the benefit of primitive compacted forms as strips or fans was certainly the key point. Also, the presented texture traffic analysis in this paper, using either CPU push or GPU pull transfer mode, is nowadays less relevant because current on-board memory sizes can practically host the entire texture working set for a game (thanks to using compressed textures).
Once clarified this point, our paper shows results not only about the texture traffic for the selected workloads, but also about the memory BW requirements for the different stages of the pipeline, besides affected by the presence of caches and compression. In addition, our study attaches importance to the dynamic component involved in anisotropic texture requests, as key part of the fragment throughput performance.
The paper [2] describes some static properties of 3D scenes which do not change over the time such as geometry metrics and culling efficiencies. Whereas our study is completely focused on characterization of recent interactive 3D games (we think games will be the most important workload to guide future GPU designs), this work is exclusively focused on static VRML 3D models. The polygon culling analysis includes zero-sized polygons, that is more adequate for renderization of high detailed 3D models in which projected zero-sized triangles are more frequent (in contrast to 3D interactive games, which tend to rasterize larger triangles). It also shows measures of the pixel depth, defined as the number of rasterized polygons, hence neither culled nor clipped, that cover a given pixel. This measure is equivalent to the overdraw statistic at the rasterization stage shown in TABLE XI. Higher pixels depths or overdraw numbers are typical in 3D interactive games rather than in 3D models because games use multipass render algorithms, for example the stencil shadow volume technique used in Doom3 and Quake4.
In [3] , authors describe methods for characterizing 3D graphics applications based on requests and traffic between the CPU and the graphics card through the AGP bus. This paper extends the geometry BW analysis in [1] , showing interesting reference plots of WinMark executions, that visualize the communication between CPU/AGP and graphics card over time for different frames.
The work [4] is one of the first papers in 3D graphics workload characterization. It attaches importance to the tools needed to characterize 3D workloads. First, a tracing program that intercepts calls at the graphics library level and stores it in a trace file to further replay (allowing to replay exactly the same input several times). Then, a profiler to read trace file and compute workload statistics. And finally, a benchmark tool that runs the trace file over different graphics system in different platforms and measures the execution speed. With these three tools, the authors compare the relative performance between different graphics systems for the characterization metrics proposed (similar to those explained in [2] ) evaluating them on a large benchmark set. Our tracing and simulation tools (see Section II) follow to a large extent the tracing methodology of this paper.
Other performance profiling applications for NVIDIA cards are NVPerfHUD [5], a useful developer tool for 3D pipeline bottleneck detection, and NVPerfKit [8] , which provides D3D and OGL API instrumentation as well as hardware profiling via performance counters. For ATI cards, PIX plugins are available to gather statistics of ATI boards hardware performance counters [10] .
Also, a set of benchmarks is available to stress the different parts of the 3D rendering pipeline: SPECViewPerf [11] is a benchmark set of real selected OGL applications that gives an overall performance mark in frames per second for the tested graphics board. GPUBench [12] is a set of small specialdesigned tests, each one giving a different measurement like fillrates, latencies or BWs. In [14] , the authors present a set of 3D graphics workloads more focused on embedded 3D graphics. They show detailed simulation results for the rasterization pipeline and how there is an unbalanced utilization across rasterization pipeline units. They draw some architectural implication conclusions, proposing which rasterization units should be implemented and improved in future embedded generations and which should be implemented in software or with slow and lowpower hardware implementations. Again, as with [1] , the results only cover the utilization of texture units enabling trilinear filterings, implying a fixed amount of texture lookups, in contrast to the variable number of texture lookups of anisotropic filterings characterized in our work.
V.CONCLUSIONS
The work presented in this paper supposes an analysis of modern 3D games, combining the basic characterization at API call level with the microarchitectural behaviour of specific GPU units in terms of utilization, BW and efficiency. For the games selected, we have instrumented at the API call level and for some supported games we have gathered lowlevel statistics from ATTILA GPU simulator to complete the API level statistics.
At the API level we have computed the average index BW requirements and the results show that this traffic between CPU and GPU is relatively low and, thus, easily accommodated by current AGP/PCIe BW. We then have turned our attention to the geometry stage, and analyzed the average cost of transforming vertices using vertex programs. The analysis shows the post-shading vertex cache to be a very effective means to reduce the geometry computation requirements (reaching the expected 66% hit rate) and also explains the choice of triangle lists over other primitives such as strips or fans. To close the geometry analysis, the number of indexes, assembled triangles for those indexes and percentage of culled and clipped triangles are shown for the simulated benchmarks. Results indicate that both clipping and culling greatly contribute to reducing the load on the pipeline backend (rasterization and fragment shading).
Our data related to rasterization indicate that the average triangle size is still large in these workloads, with the number of fragments shaded per triangle in the 400 to 1000 range. The analysis of the ratio of fragment ALU instructions to texture instructions (and the associated bilinear sampling throughput) has yielded the very interesting result that the GPU architectures with higher shader processing power than texturing throughput may not be very efficient when running the OpenGL games we simulate. However our API level statistics show that more recent games (Fear, Oblivion) have a more favorable ALU processing to texture processing ratio and this trend is likely to continue in the near future.
Optimizations not implemented in ATTILA can also be used to reduce the amount of texture processing required per texture request thus increasing the ALU to texture ratio. Finally we have turned our attention to memory behaviour and found that the various caches (Z, Texture and Color) are highly effective at reducing overall GPU memory BW demand. ACKNOWLEDGMENT This work has been supported by the Spanish Ministry of Education and Science under grant TIN2004-07739-C02-01.
